JPH0332927B2 - - Google Patents
Info
- Publication number
- JPH0332927B2 JPH0332927B2 JP59130471A JP13047184A JPH0332927B2 JP H0332927 B2 JPH0332927 B2 JP H0332927B2 JP 59130471 A JP59130471 A JP 59130471A JP 13047184 A JP13047184 A JP 13047184A JP H0332927 B2 JPH0332927 B2 JP H0332927B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- input terminal
- gate
- pulse signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59130471A JPS619012A (ja) | 1984-06-25 | 1984-06-25 | 論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59130471A JPS619012A (ja) | 1984-06-25 | 1984-06-25 | 論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS619012A JPS619012A (ja) | 1986-01-16 |
JPH0332927B2 true JPH0332927B2 (en]) | 1991-05-15 |
Family
ID=15035035
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59130471A Granted JPS619012A (ja) | 1984-06-25 | 1984-06-25 | 論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS619012A (en]) |
-
1984
- 1984-06-25 JP JP59130471A patent/JPS619012A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS619012A (ja) | 1986-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5327019A (en) | Double edge single data flip-flop circuitry | |
US5357144A (en) | Complementary logic circuit | |
JPS6365711A (ja) | 半導体集積論理回路 | |
JPS60247733A (ja) | 論理演算回路 | |
US4387294A (en) | Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu | |
US5381455A (en) | Interleaved shift register | |
JPS61101113A (ja) | フリツプフロツプ回路 | |
JPH0332927B2 (en]) | ||
JPS58191521A (ja) | ラツチ回路 | |
JPH06291604A (ja) | 可変遅延回路 | |
JP2659186B2 (ja) | デイジタル可変分周回路 | |
JPS62262511A (ja) | Dタイプ・フリツプフロツプ | |
JPH02166696A (ja) | メモリ | |
KR0131431Y1 (ko) | 신호 디바운스회로 | |
KR950004369Y1 (ko) | 모듈-3 카운터 | |
JP3382329B2 (ja) | 奇数カウンタ回路 | |
JPS6020633A (ja) | 同期式論理回路 | |
JPH04105412A (ja) | フリップフロップ | |
SU1164728A1 (ru) | Преобразователь формы представлени логических функций | |
JPH0215898B2 (en]) | ||
JPS639770B2 (en]) | ||
JPH02130016A (ja) | Eclラッチ回路 | |
JPH0795047A (ja) | 分周回路 | |
JPS6330021A (ja) | 半導体論理回路 | |
JPS63263943A (ja) | デ−タバス回路 |